Even number X36253


Statement
 

pdf   zip   verilog

html

Design a circuit that receives a 4-bit number as input and produces an output that is asserted when the input number is even.

Specification

module even4(number, even); input [3:0] number; output even;

Input

  • number is the 4-bit input number.

Output

  • even indicates when the input number is even.
Information
Author
Jordi Cortadella
Language
English
Official solutions
Unknown. This problem is being checked.
User solutions
Verilog