Expect some short downtimes and small glitches during the first week of February.
Add 7 bits X31534
Design a circuit that receives 7 inputs and generates a 3-bit output. The output represents the number of ones at the inputs.
Specification
module add7bits(in, out);
input [6:0] in;
output [2:0] out;Hint
Use only full adders.
Input
inis the input vector with 7 signals.
Output
outis a 3-bit number representing the number of ones at the inputs.
Information
- Author
- Jordi Cortadella
- Language
- English
- Official solutions
- Verilog
- User solutions
- Verilog