Bus invert X29475


Statement
 

pdf   zip   verilog

html

Design a circuit that inverts the value of an N-bit bus. N must be a parameter of the circuit with default value 8.

Specification

module bus_invert(in, out); parameter N=8; input [N-1:0] in; output [N-1:0] out;

Input

  • in is the N-bit input bus.

Output

  • out is the N-bit inverted value of the bus.
Information
Author
Jordi Cortadella
Language
English
Official solutions
Unknown. This problem is being checked.
User solutions
Verilog