Expect some short downtimes and small glitches during the first week of February.

Mod-3 counter X05944

Statement

Design a circuit that implements a mod-3 counter, i.e., it outputs the sequence $0\rightarrow 1 \rightarrow 2 \rightarrow 0 \rightarrow 1 \rightarrow 2 \rightarrow \cdots$ .

Specification

module mod3_counter(count, clk, rst);
    input clk, rst;
    output [1:0] count;

Input

clk is the clock signal.
rst is the synchronous reset signal.

Output

count is the 2-bit output of the counter.

Information

Author: Jordi Cortadella
Language: English
Official solutions: Verilog
User solutions: Verilog