module accumulator(in, out, clk, rst);
    input [7:0] in;
    input clk, rst;
    output [7:0] out;
