module last_two_equal (in, out, clk, rst);
    input in, clk, rst;
    output out;
