module fifo(clk, rst, write, data_in, read, data_out, full, empty);
    input clk;
    input rst;
    input write;
    input [1:0] data_in;
    input read;
    output [1:0] data_out;
    output full;
    output empty;
