

---

## Up-down counter

X53256\_en

---

Design a 4-bit up-down counter (mod 16). The counter must *count-up* when the input signal *up* is 1. Otherwise, the counter must *count-down*. After reset, the counter must be initialized at zero.

### Specification

```
module updown_count4(up, count, clk, rst );  
    input up, clk, rst ;  
    output [3:0] count;
```

### Input

- *up* is the input signal that indicates when the counter must count-up (1) or count-down (0).
- *clk* is the clock signal.
- *rst* is the synchronous reset signal.

### Output

- *count* is the 4-bit output.

### Problem information

Author: Jordi Cortadella

Generation: 2026-02-03T12:24:16.030Z

© Jutge.org, 2006–2026.

<https://jutge.org>