
4-bit counter

X35277_en

Design a circuit that implements a 4-bit counter (mod 16). The counter must start at zero after reset and increase the value at each cycle.

Specification

```
module counter4(count, clk, rst );  
    input clk, rst ;  
    output [3:0] count;
```

Input

- *clk* is the clock signal.
- *rst* is the synchronous reset signal.

Output

- *count* is the 4-bit output of the counter.

Problem information

Author: Jordi Cortadella

Generation: 2026-02-03T12:20:23.839Z

© Jutge.org, 2006–2026.

<https://jutge.org>